

TDA9112 LOW-COST I²C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR

FEATURES

General

- ADVANCED I²C BUS CONTROLLED DEFLECTION PROCESSOR DEDICATED FOR HIGH-END CRT MONITORS
- SINGLE SUPPLY VOLTAGE 12V
- VERY LOW JITTER
- DC/DC CONVERTER CONTROLLER
- ADVANCED EW DRIVE
- ADVANCED ASYMMETRY CORRECTIONS
- AUTOMATIC MULTISTANDARD **SYNCHRONIZATION**
- 2 DYNAMIC CORRECTION WAVEFORM **OUTPUTS**
- X-RAY PROTECTION AND SOFT-START & STOP ON HORIZONTAL AND DC/DC DRIVE OUTPUTS
- I²C BUS STATUS REGISTER

Horizontal section

- 150 kHz maximum frequency
- Corrections of geometric asymmetry: Pin cushion asymmetry, Parallelogram, separate Top/Bottom corner asymmetry
- Tracking of asymmetry corrections with vertical size and position
- Fully integrated horizontal moiré cancellation

Vertical section

- 200 Hz maximum frequency
- Vertical ramp for DC-coupled output stage with adjustments of: C-correction, S-correction for super-flat CRT, Vertical size, Vertical position
- Vertical moiré cancellation through vertical ramp waveform
- Compensation of vertical breathing with EHT variation

EW section

- Symmetrical geometry corrections: Pin cushion, Keystone, Top/Bottom corners separately
- Horizontal size adjustment
- Tracking of EW waveform with Vertical size and position and adaptation to frequency
- Compensation of horizontal breathing through EW waveform

Dynamic correction section

- Generates waveforms for dynamic corrections like focus, brightness uniformity, ...
- 1 output with vertical dynamic correction waveform
- 1 output with composite HV dynamic correction waveform
- Fixed on screen by means of tracking system

DC/DC controller section

- Step-up and step-down conversion modes
- Internal and external sawtooth configurations
- Bus-controlled output voltage
- Synchronization on hor. frequency with phase selection
- Selectable polarity of drive signal

DESCRIPTION

The TDA9112 is a monolithic integrated circuit assembled in a 32-pin shrink dual-in-line plastic package. This IC controls all the functions related to horizontal and vertical deflection in multimode or multi-frequency computer display monitors.

The internal sync processor, combined with the powerful geometry correction block, makes the TDA9112 suitable for very high performance monitors, using few external components.

Combined with other ST components dedicated for CRT monitors (microcontroller, video preamplifier, video amplifier, OSD controller) the TDA9112 allows fully I^2C bus-controlled computer display monitors to be built with a reduced number of external components.

Version 4.0

TABLE OF CONTENTS

 $\overline{}$

 $\sqrt{2}$

1 - PIN CONFIGURATION

牙

TDA9112

3 - PIN FUNCTION REFERENCE

 $\sqrt{2}$

4 - QUICK REFERENCE DATA

5 - ABSOLUTE MAXIMUM RATINGS

All voltages are given with respect to ground.

Currents flowing from the device (sourced) are signed negative. Currents flowing to the device are signed positive.

6 - ELECTRICAL PARAMETERS AND OPERATING CONDITIONS

Medium (middle) value of an I²C Bus control or adjustment register composed of bits D0, D1,...,Dn is the one having Dn at "1" and all other bits at "0". Minimum value is the one with all bits at 0, maximum value is the one with all at "1".

Currents flowing from the device (sourced) are signed negative. Currents flowing to the device are signed positive.

 T_H is period of horizontal deflection.

6.1 - THERMAL DATA

6.2 - SUPPLY AND REFERENCE VOLTAGES

 $T_{amb} = 25$ °C

6.3 - SYNCHRONIZATION INPUTS

 $Vcc = 12V$, $T_{amb} = 25°C$

6.4 - HORIZONTAL SECTION

 $Vcc = 12V$, $T_{amb} = 25^{\circ}C$

Note 1: Frequency at no sync signal condition. For correct operation, the frequency of the sync signal applied must always be higher than the free-running frequency. The application must consider the spread of values of real electrical components in R_{RO} and C_{CO} positions so as to always meet this condition. The formula to calculate the free-running frequency is $f_{\rm{HO(0)}}$ =0.12125/(R_{RO} C_{CO})

- **Note 2:** Base of NPN transistor with emitter to ground is internally connected on pin HFly through a series resistance of about 500Ω and a resistance to ground of about 20kΩ.
- **Note 3:** Evaluated and figured out during the device qualification phase. Informative. Not tested on every single unit.
- **Note 4:** This capture range can be enlarged by external circuitry.
- **Note 5:** The voltage on HPLL2C pin corresponds to immediate phase of leading edge of H-drive signal on HOut pin with respect to internal horizontal oscillator sawtooth. It must be between the two clamping levels given. Voltage equal to one of the clamping values indicates a marginal operation of PLL2 or non-locked state.
- **Note 6:** Internal threshold. See Figure 6.
- **Note 7:** The t_{ph}(min)/T_H parameter is fixed by the application. For correct operation of asymmetry corrections through dynamic phase modulation, this minimum must be increased by maximum of the total dynamic phase required in the direction leading to bending of corners to the left. Marginal situation is indicated by reach of V_{ToHPLL2C} high clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 6.
- **Note 8:** The $t_{\rm ph}$ (max)/T_H parameter is fixed by the application. For correct operation of asymmetry corrections through dynamic phase modulation, this maximum must be reduced by maximum of the total dynamic phase required in the direction leading to bending of corners to the right. Marginal situation is indicated by reach of $V_{\text{BottPIL2C}}$ low clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 6.
- **Note 9:** All other dynamic phase corrections of picture asymmetry set to their neutral (medium) positions.

57

6.5 - VERTICAL SECTION

 V_{CC} = 12V, T_{amb} = 25°C

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
AGC-controlled vertical oscillator sawtooth; $V_{\text{Refo}} = 8V$						
$R_{L(VAGCCap)}$	Ext. load resistance on VAGCCap pin ⁽¹⁰⁾	$\Delta V_{amp} / V_{amp} (R = \infty) \le 1\%$	65			$\mathsf{M}\Omega$
V_{VOB}	Sawtooth bottom voltage on VCap pin ⁽¹¹⁾	No load on VOscF pin ⁽¹¹⁾	1.85	1.95	2.1	V
V _{VOT}	Sawtooth top voltage on VCap pin	AGC loop stabilized V sync present No V sync		5 4.9		V V
t _{VODis}	Sawtooth Discharge time	$C_{\text{VCap}} = 150nF$		80		μ s
$f_{\text{VO(0)}}$	Free-running frequency	$C_{\text{VCap}} = 150nF$		100		Hz
f _{VOCapt}	AGC loop capture frequency	$C_{\text{VCap}} = 150nF$	50		185	Hz
$\Delta\rm{V_{VOdev}}$ \overline{V} VOamp(16)	Sawtooth non-linearity ⁽¹²⁾	(12) AGC loop stabilized,		0.5		$\%$
$\Delta V_{VOS-c\overline{V_{V}}Oamp$	S-correction range	(13) AGC loop stabilized, t_{VR} =1/4 T _{VR} ⁽¹⁵⁾ $t_{VR} = 3/4$ T _{VR}		-5 +5		$\%$ $\%$
$\Delta V_{VOC - cor}$ $\overline{V_{V}}$ Oamp	C-correction range	(14) AGC loop stabilized, t_{VR} =1/2 T _{VR} ⁽¹⁵⁾ CCOR(Sad0A): x0000000b x1000000b x1111111b		-3 0 $+3$		$\%$ % $\%$
$\Delta\rm{V_{VOamp}}$ $\overline{V_{VOamp}} \cdot \Delta f_{VO}$	Frequency drift of sawtooth amplitude ⁽¹⁷⁾⁽¹⁸⁾	AGC loop stabilized f _{VOCapt} (min)≤f _{VO} ≤f _{VOCapt} (max)		200		ppm/Hz
	Vertical output drive signal (on pin VOut); V _{RefO} = 8V					
$V_{mid(VOut)}$	Middle point on VOut sawtooth	VPOS (Sad08): x0000000b x1000000b x1111111b	3.65	3.2 3.5 3.8	3.3	V V V
V_{amp}	Amplitude of VOut sawtooth (peak-to-peak voltage)	VSIZE (Sad07): x0000000b x1000000b x1111111b	3.5	2.25 3.0 3.75	2.5	V V V
V_{offVOut}	Level on VOut pin at V-drive "off" 1 ² Cbit VOutEn at 0			3.8		V
I_{VOut}	Current delivered by VOut out- put		-5		5	mA
V_{VEHT}	Control input voltage range on VEHTIn pin		$\mathbf{1}$		V _{RefO}	V
$\Delta \rm V_{amp}$ $V_{amp} \cdot \Delta V_{VEHT}$	Breathing compensation	V _{VEHT} >V _{RefO} V _{VEHT} (min) V _{VEHT} V _{RefO}		0 2.5		$\frac{9}{6}$ $\frac{9}{6}$

Note 10: Value of acceptable cumulated parasitic load resistance due to humidity, AGC storage capacitor leakage, etc., for less than 1% of $\rm V_{amp}$ change.

- Note 11: The threshold for V_{VOB} is generated internally and routed to VOscF pin. Any DC current on this pin will influence the value of V_{VOB} .
- **Note 12:** Maximum of deviation from an ideally linear sawtooth ramp at null SCOR (Sad09 at x0000000b) and null CCOR (Sad0A at x1000000b). The same rate applies to V-drive signal on VOut pin.
- Note 13: Maximum SCOR (Sad09 at x1111111b), null CCOR (Sad0A at x1000000b).
- **Note 14: Null SCOR (Sad09 at x0000000b).**
- Note 15: "t_{VR}" is time from the beginning of vertical ramp of V-drive signal on VOut pin. "T_{VR}" is the duration of this ramp, see chapter TYPICAL OUTPUT WAVEFORMS and Figure 16.

Note 16: $V_{VOamp} = V_{VOT} - V_{VOB}$

Note 17: The same rate applies to V-drive signal on VOut pin.

Note 18: Informative, not tested on each unit.

6.6 - EW DRIVE SECTION

 V_{CC} = 12V, T_{amb} = 25°C

Note 19: KEYST at medium (neutral) value.

Note 20: TCC at medium (neutral) value.

Note 21: BCC at medium (neutral) value.

Note 22: PCC at minimum value.

Note 23: VPOS at medium (neutral) value.

Note 24: HSIZE at minimum value.

Note 25: Defined as difference of (voltage at t_{VR} =0) minus (voltage at t_{VR} =1/2 T_{VR}).

Note 26: Defined as difference of (voltage at $t_{VR} = T_{VR}$) minus (voltage at $t_{VR} = 1/2$ T_{VR}).

Note 27: VSIZE at maximum value.

Note 28: Difference (voltage at t_{VR} =0) minus (voltage at t_{VR} = T_{VR}).

Note 29: Ratio "A/B"of parabola component voltage at t_{VR}=0 versus parabola component voltage at t_{VR}=T_{VR}. See Figure 2.

Note 30: V_{HEHT}>V_{RefO}, V_{VEHT}>V_{RefO}

Note 31: V_{EW-AC} is sum of all components other than V_{EW-DC} (contribution of PCC, keystone correction and corner corrections).

Note 32: More precisely tracking with voltage on HPLL1F pin which itself depends on frequency at a rate given by external components on PLL1 pins.

57

6.7 - DYNAMIC CORRECTION OUTPUTS SECTION

 V_{CC} = 12V, T_{amb} = 25°C

Note 33: HVDC-VAMP at minimum.

Note 34: HVDC-HSYM at medium.

- **Note 35:** Ratio of the amplitude at HDyCorTr=1 to the amplitude at HDyCorTr=0 (refer to chapter "I²C Bus control register map") as a quadratic function of horizontal size adjustment.
- **Note 36:** Ratio of the amplitude at HDyCorTr=1 to the amplitude at HDyCorTr=0 (refer to chapter "I²C Bus control register map") as a quadratic function of V_{HEHT} .
- Note 37: Ratio "A/B"of vertical parabola component voltage at t_{VR}=0 versus vertical parabola component voltage at t_{VR} =T_{VR}.

Note 38: Refer to Figure 14.

Note 39: Taken for reference at given position of HDyCorPh flag.

Note 40: Unsigned value. Polarity selection by VDyCorPol I²C Bus bit. Refer to section I²C Bus control register map.

6.8 - DC/DC CONTROLLER SECTION

 V_{CC} = 12V, T_{amb} = 25°C

Note 41: A current sink is provided by the BComp output while BOut is disabled.

Note 42: Internal reference related to V_{RefO}. The same values to be found on pin BRegIn, while regulation loop is stabilized.

Note 43: External sawtooth configuration is assumed for V_(BIsense)≤V_{ThrBIsConf}, internal sawtooth configuration for V(BIsense)>VThrBIsConf.

Note 44: Only applies to configuration specified in "Test conditions" column, i.e. synchronization of BOut "Off-to-On" edge with horizontal flyback signal. Refer to chapter "DC/DC controller" for more details.

6.9 - MISCELLANEOUS

 V_{CC} = 12V, T_{amb} = 25°C

Note 45: Current sunk by the pin if the external voltage is higher than one the circuit tries to force.

Note 46: The threshold is equal to actual V_{RefO} .

Note 47: In the regions of V_{CC} where the device's operation is disabled, the H-drive, V-drive and B+-drive signals on HOut, VOut and BOut pins, resp., are inhibited, the I²C Bus does not accept any data and the XRayAlarm flag is reset. Also see Figure 10

Note 48: See Figure 10

7 - TYPICAL OUTPUT WAVEFORMS

Note $(^{49})$

 $\sqrt{27}$

 $\sqrt{2}$

Note 49: For any H and V correction component of the waveforms on EWOut and VOut pins and for internal waveform for corrections of H asymmetry, displayed in the table, the weight of the other relevant components is nullified (minimum for parabola, S-correction, medium for keystone, all corner corrections, C-correction, parallelogram, parabola asymmetry correction, written in corresponding registers).

8-I2**C BUS CONTROL REGISTER MAP**

The device slave address is 8C in write mode and 8D in read mode.

Bold weight denotes default value at Power-On-Reset.

¹²C Bus data in the adjustment register is buffered and internally applied with discharge of the vertical oscillator ⁽⁵⁰⁾.

In order to ensure compatibility with future devices, all "Reserved" bits should be set to 0.

Note 50: With exception of HDUTY and BREF adjustments data that can take effect instantaneously if switches HDutySyncV and B+SyncV are at 0 respectively.

Note 51: In Read Mode, the device always outputs data of the status register, regardless of sub address previously selected.

Note 52: The TV, TH, TVM and THM bits are for testing purposes and must be kept at 0 by application.

Description of I2C Bus switches and flags

Write-to bits

Sad00/D7 - HDutySyncV

Synchronization of internal application of **H**orizontal **Duty** cycle data, buffered in I²C Bus latch, with internal discharge of **V**ertical oscillator

- 0: Asynchronous mode, new data applied with ACK bit of I²C Bus transfer on this sub address
- 1: Synchronous mode

Sad02/D7 - HMoiré

Horizontal **Moiré** characteristics

- 0: Adapted to an architecture with EHT generated in deflection section
- 1: Adapted to an architecture with separated deflection and EHT sections

Sad03/D7 - B+SyncV

Same as HDutySyncV, applicable for **B+** reference data

Sad04/D7 - HDyCorTr

Tracking of **H**orizontal **Dy**namic **Cor**rection waveform amplitude with **H**orizontal **S**ize at adjustment and EHT variation (voltage of HEHTIn).

- 0: Not active
- 1: Active

Sad05/D7 - HDyCorPh

Phase of start of **H**orizontal **Dy**namic **Cor**rection waveform (and B+ drive if in internal sawtooth configuration) in relation to horizontal flyback pulse.

- 0: Start of the flyback
- 1: Middle of the flyback

Sad06/D7 - BOutPol

Polarity of B+ drive signal on BOut pin

- 0: adapted to N type of power MOS high level to make it conductive
- 1: adapted to P type of power MOS low level to make it conductive

Sad07/D7 - BOutPh

Phase of start of B+ drive signal on BOut pin, while in external sawtooth configuration

- 0: Just after horizontal flyback pulse
- 1: With one of edges of line drive signal on HOut pin, selected by BOHEdge bit

Sad08/D7 - EWTrHFr

Tracking of all corrections contained in waveform on pin EWOut with **H**orizontal **Fr**equency

- 0: Not active
- 1: Active

Sad15/D7 - VDyCorPol

Polarity of **V**ertical **Dy**namic **Cor**rection waveform (parabola)

- 0: Concave (minimum in the middle of the parabola)
- 1: Convex (maximum in the middle of the parabola)

Sad16/D0 - HLockEn

Enable of output of **H**orizontal PLL1 **Lock**/unlock status signal on pin HLckVBk

- 0: Disabled, vertical blanking only on the pin HLckVBk
- 1: Enabled

Sad16/D1 - PLL1InhEn

Enable of **Inh**ibition of horizontal **PLL1** during extracted vertical synchronization pulse

- 0: Disabled, PLL1 is never inhibited
- 1: Enabled

Sad16/D2 - PLL1Pump

Horizontal **PLL1** charge **Pump** current

- 0: Slow PLL1, low current
- 1: Fast PLL1, high current

Sad16/D4 - SDetReset

Reset to 0 of **S**ynchronization **Det**ection flags VDet, HVDet and VExtrDet of status register effected with ACK bit of I^2C Bus data transfer into reqister containing the SDetReset bit. Also see description of the flags.

- 0: No effect
- 1: Reset with automatic return of the bit to 0

Sad16/D5 - VSyncSel

Vertical **Sync**hronization input **Sel**ection between the one extracted from composite HV signal on pin H/HVSyn and the one on pin VSyn. No effect if VSyncAuto bit is at 1.

- 0: V.sync extractedfrom composite signal on H/HVSyn pin selected
- 1: V. sync applied on VSyn pin selected

Sad16/D6 - VSyncAuto

Vertical **Sync**hronization input selection **Auto**matic mode. If enabled, the device automatically selects between the vertical sync extracted from composite HV signal on pin H/HVSyn and the one on pin VSyn, based on detection mechanism. If both are present, the one coming first is kept.

0: Disabled, selection done according to bit **VSyncSel**

1: Enabled, the bit VSyncSel has no effect

Sad16/D7 - XRayReset

Reset to 0 of **XRay** flag of status register effected with ACK bit of I^2C Bus data transfer into register containing the XRayReset bit. Also see description of the flag.

- 0: No effect
- 1: Reset with automatic return of the bit to 0

Sad17/D0 - BlankMode

Blanking operation **Mode**

- 0: Blanking pulse starting with detection of vertical synchronization pulse and ending with end of vertical oscillator discharge (start of vertical sawtooth ramp on the VOut pin)
- 1: Permanent blanking high blanking level in composite signal on pin HLckVBk is permanent

Sad17/D1 - VOutEn

Vertical **Out**put **En**able

- 0: Disabled, $V_{offVOut}$ on VOut pin (see 6.5 -Vertical section)
- 1: Enabled, vertical ramp with vertical position offset on VOut pin

Sad17/D2 - HBOutEn

Horizontal and **B**+ **Out**put **En**able

- 0: Disabled, levels corresponding to "power transistor off" on HOut and BOut pins (high for HOut, high or low for BOut, depending on BOutPol bit).
- 1: Enabled, horizontal deflection drive signal on HOut pin providing that it is not inhibited by another internal event (activated XRay protection). B+ drive signal on BOut pin.

Programming the bit to 1 after prior value of 0, will initiate soft start mechanism of horizontal drive and of B+ DC/DC convertor if this is in external sawtooth configuration.

Sad17/D3 - BOHEdge

Selection of **Edge** of **H**orizontal drive signal to phase **B**+ drive **O**utput signal on BOut pin. Only applies if DC/DC convertor is in external sawtooth configuration and the bit BOutPh is set to 1, otherwise BOHEdge has no effect.

- 0: Falling edge
- 1: Rising edge

Sad17/D4,D5,D6,D7 - THM, TVM, TH, TV

Test bits. They must be kept at 0 level by application S/W.

Read-out flags

SadXX/D0 - VDet(53**)**

Flag indicating **Det**ection of **V** synchronization pulses on VSyn pin.

- 0: Not detected
	- 1: Detected

SadXX/D1 - HVDet (53**)**

Flag indicating **Det**ection of **H** or H**V** synchronization pulses applied on H/HVSyn pin. Once the sync pulses are detected, the flag is set and latched. Disappearance of the sync signal will not lead to reset of the flag.

- 0: Not detected
- 1: Detected.

SadXX/D2 - VExtrDet (53**)**

Flag indicating **Det**ection of **Extr**acted **V**ertical synchronization signal from composite H+V signal applied on H/HVSyn pin

- 0: Not detected
- 1: Detected

SadXX/D3 - VPol

Flag indicating **Pol**arity of **V** synchronization pulses applied on VSyn pin with respect to mean level of the sync signal

- 0: Positive
- 1: Negative

SadXX/D4 - HVPol

Flag indicating **Pol**arity of **H** or H**V** synchronization pulses applied on H/HVSyn pin with respect to mean level of the sync signal

- 0: Positive
- 1: Negative

SadXX/D5 - XRayAlarm

Alarm indicating that an event of excessive voltage has passed on XRay pin. Can only be reset to 0 through I^2C Bus bit XRayReset or by poweron reset.

- 0: No excess since last reset of the bit
- 1: At least one event of excess appeared since the last reset of the bit. HOut inhibited

SadXX/D6 - VLock

Status of "**Lock**ing" or stabilizing of **V**ertical oscillator amplitude to an internal reference by AGC regulation loop.

- 0: Locked (amplitude stabilized)
- 1: Not locked (amplitude non-stabilized)

SadXX/D7 - HLock

Status of **Loc**king of **H**orizontal PLL1

- 0: Locked
- 1: Not locked
- **Note 53:** This flag, by its value of 1, indicates an event of detection of at least one synchronization pulse since its last reset (by means of the SDetReset ^PC Bus bit). This is to be taken into account by application S/W in a way that enough time (at least the period between 2 synchronization pulses of analyzed signal) must be provided between reset of the flag through SDetReset bit and validation of information provided in the flag after read-out of status register.

9 - OPERATING DESCRIPTION

9.1 - SUPPLY AND CONTROL

9.1.1 - Power supply and voltage references

The device is designed for a typical value of power supply voltage of 12 V.

In order to avoid erratic operation of the circuit at power supply ramp-up or ramp-down, the value of V_{CC} is monitored. See Figure 1 and electrical specifications. At switch-on, the device enters a "normal operation" as the supply voltage exceeds V_{CCEn} and stays there until it decreases bellow V_{CCDis} . The two thresholds provide, by their difference, a hysteresis to bridge potential noise. Outside the "normal operation", the signals on HOut, BOut and VOut outputs are inhibited and the I²C bus interface is inactive (high impedance on SDA, SCL pins, no ACK), all 1^{2} C bus control registers being reset to their default values (see chapter I 2C BUS CONTROL REGISTER MAP on page 23).

Figure 1. Supply voltage monitoring

Internal thresholds in all parts of the circuit are derived from a common internal reference supply V_{RefO} that is lead out to RefOut pin for external filtering against ground as well as for external use with load currents limited to I_{RefO} . The filtering is necessary to minimize interference in output signals, causing adverse effects like e.g. jitter.

9.1.2 - I2C Bus Control

The 1^2C bus is a 2 line bi-directional serial communication bus introduced by Philips. For its general description, refer to corresponding Philips $I²C$ bus specification.

This device is an 1^2C bus slave, compatible with fast (400kHz) 1^2C bus protocol, with write mode slave address of 8C (read mode slave address

8D). Integrators are employed at the SCL (Serial Clock) input and at the input buffer of the SDA (Serial Data) input/output to filter off the spikes up to 50ns.

The device supports multiple data byte messages (with automatic incrementation of the I^2C bus subaddress) as well as repeated Start Condition for I²C bus subaddress change inside the I²C bus messages. All I^2C bus registers with specified I^2C bus subaddress are of WRITE ONLY type, whereas the status register providing a feedback information to the master I^2C bus device has no attributed I²C bus subaddress and is of READ ONLY type. The master I²C bus device reads this register sending directly, after the Start Condition, the READ device I^2C bus slave address (8D) followed by the register read-out, NAK (No Acknowledge) signal and the Stop Condition.

For the I^2C bus control register map, refer to chapter I²C BUS CONTROL REGISTER MAP on page 23.

9.2 - SYNC. PROCESSOR

9.2.1 - Synchronization signals

The device has two inputs for TTL-level synchronization signals, both with hysteresis to avoid erratic detection and with a pull-down resistor. On H/ HVSyn input, pure horizontal or composite horizontal/vertical signal is accepted. On VSyn input, only pure vertical sync. signal is accepted. Both positive and negative polarities may be applied on either input, see Figure 2. Polarity detector and programmable inverter are provided on each of the two inputs. The signal applied on H/HVSyn pin, after polarity treatment, is directly lead to horizontal part and to an extractor of vertical sync. pulses, working on principle of integration, see Figure 3. The vertical sync. signal applied to the vertical deflection processor is selected between the signal extracted from the composite signal on H/HVSyn input and the one applied on VSyn input. The selector is controlled by VSyncSel I²C bus bit.

Besides polarity detection, the device is capable of detecting presence of sync. signals on each of the inputs and at the output of vertical sync. extractor. The information from all detectors is provided in the I^2C bus status register (5 flags: VDet, HVDet, VExtrDet, VPol, HVPol). The device is equipped with an automatic mode (switched on or off by VSyncAuto I^2C bus bit) that also uses the detection information.

AV

Figure 2. Horizontal sync signal

9.2.2 - Sync. presence detection flags

The sync. signal presence detection flags in the status register (VDet, HVDet, VExtrDet) do not show in real time the presence or absence of corresponding sync. signal. They are latched to 1 as soon as a single sync. pulse is detected. In order to reset them to α (all at once), a 1 must be written into SDetReset I^2C bus bit, the reset action taking effect with ACK bit of the I^2C bus transfer to the register containing SDetReset bit. The detection circuits are ready to capture another event (pulse). See Note 53.

Figure 3. Extraction of V-sync signal from H/V-sync signal

9.2.3 - MCU controlled sync. selection mode

I²C bus bit VSyncAuto is set to 0. The MCU reads the polarity and signal presence detection flags, after setting the SDetReset bit to 1 and an appropriate delay, to obtain a true information of the signals applied, reads and evaluates this information and controls the vertical signal selector accordingly. The MCU has no access to polarity inverters, they are controlled automatically.

See also chapter I²C BUS CONTROL REGISTER MAP.

9.2.4 - Automatic sync. selection mode

I²C bus bit VSyncAuto is set to 1. In this mode, the device itself controls the I^2C bus bits switching the polarity inverters (HVPol, VPol) and the vertical sync. signal selector (VSyncSel), using the information provided by the detection circuitry. If both extracted and pure vertical sync. signals are present, the one already selected is maintained. No intervention of the MCU is necessary.

9.3 - HORIZONTAL SECTION

9.3.1 - General

The horizontal section consists of two PLLs with various adjustments and corrections, working on horizontal deflection frequency, then phase shifting and output driving circuitry providing H-drive signal on HOut pin. Input signal to the horizontal section is output of the polarity inverter on H/ HVSyn input. The device ensures automatically that this polarity be always positive.

9.3.2 - PLL1

The PLL1 block diagram is in Figure 5. It consists of a voltage-controlled oscillator (VCO), a shaper with adjustable threshold, a charge pump with inhibition circuit, a frequency and phase comparator and timing circuitry. The goal of the PLL1 is to make the VCO ramp signal match in frequency the sync. signal and to lock this ramp in phase to the sync. signal. On the screen, this offset results in the change of horizontal position of the picture. The loop, by tuning the VCO accordingly, gets and maintains in coincidence the rising edge of input sync. signal with signal REF1, deriving from the VCO ramp by a comparator with threshold adjustable through HPOS I²C bus control. The coincidence is identified and flagged by lock detection circuit on pin HLckVBk as well as by HLock I^2C bus flag.

The charge pump provides positive and negative currents charging the external loop filter on HPosF pin. The loop is independent of the trailing edge of sync. signal and only locks to its leading edge. By design, the PLL1 does not suffer from any dead band even while locked. The speed of the PLL1

depends on current value provided by the charge pump. While not locked, the current is very low, to slow down the changes of VCO frequency and thus protect the external power components at sync. signal change. In locked state, the currents are much higher, two different values being selectable via PLL1Pump I²C bus bit to provide a means to control the PLL1 speed by S/W. Lower value make the PLL1 slower, but more stable. Higher values make it faster and less stable. In general, the PLL1 speed should be higher for high deflection frequencies. The response speed and stability (jitter level) depend on the choice of external components making up the loop filter. A "CRC" filter is generally used (see Figure 4 on page 29).

Figure 4. H-PLL1 filter configuration

The PLL1 is internally inhibited during extracted vertical sync. pulse (if any) to avoid taking into account missing or wrong pulses on the phase comparator. Inhibition is obtained by forcing the charge pump output to high impedance state. The inhibition mechanism can be disabled through PLL1InhEn I²C bus bit.

The Figure 7, in its upper part, shows the position of the VCO ramp signal in relation to input sync. pulse for three different positions of adjustment of horizontal position control HPOS.

Figure 5. Horizontal PLL1 block diagram

Ayy

Figure 6. Horizontal oscillator (VCO) schematic diagram

9.3.3 - Voltage controlled oscillator

The VCO makes part of both PLL1 and PLL2 loops, being an "output" to PLL1 and "input" to PLL2. It delivers a linear sawtooth. Figure 6 explains its principle of operation. The linears are obtained by charging and discharging an external capacitor on pin CO, with currents proportional to the current forced through an external resistor on pin RO, which itself depends on the input tuning voltage $V_{H\Omega}$ (filtered charge pump output). The rising and falling linears are limited by $\vee_{\text{HOTh}rLo}$ and $\rm V_{HOThrHi}$ thresholds filtered through HOscF pin.

At no signal condition, the V_{HO} tuning voltage is clamped to its minimum (see chapter ELECTRI-CAL PARAMETERS AND OPERATING CONDI-TIONS, part horizontal section), which corresponds to the free-running VCO frequency $f_{HO(0)}$. Refer to Note 1 for formula to calculate this frequency using external components values. The ratio between the frequency corresponding to maximum V_{HO} and the one corresponding to minimum $V_{H\Omega}$ (free-running frequency) is about 4.5. This range can easily be increased in the application. The PLL1 can only lock to input frequencies falling inside these two limits.

9.3.4 - PLL2

The goal of the PLL2 is, by means of phasing the signal driving the power deflection transistor, to lock the middle of the horizontal flyback to a certain threshold of the VCO sawtooth. This internal threshold is affected by geometry phase corrections, like e.g., parallelogram. The PLL2 is much faster than PLL1 to be able to follow the dynamism of phase modulation. The PLL2 control current (see Figure 7) is significantly increased during discharge of vertical oscillator (during vertical retrace period) to be able to make up for the difference of dynamic phase at the bottom and at the top of the picture. The PLL2 control current is integrated on

the external filter on pin HPLL2C to obtain smoothed voltage, used, in comparison with VCO ramp, as a threshold for H-drive rising edge generation.

As both leading and trailing edges of the H-drive signal in the Figure 7 must fall inside the rising part of the VCO ramp, an optimum middle position of the threshold has been found to provide enough margin for horizontal output transistor storage time as well as for the trailing edge of H-drive signal with maximum duty cycle. Yet, the constraints thereof must be taken into account while considering the application frequency range and H-flyback duration. The Figure 7 also shows regions for rising and falling edges of the H-drive signal on HOut pin. As it is forced high during the H-flyback pulse and low during the VCO discharge period, no edge during these two events takes effect.

The flyback input configuration is in Figure 8.

9.3.5 - Dynamic PLL2 phase control

The dynamic phase control of PLL2 is used to compensate for picture asymmetry versus vertical axis across the middle of the picture. It is done by modulating the phase of the horizontal deflection with respect to the incoming video (synchronization). Inside the device, the threshold $V_{S(0)}$ is compared with the VCO ramp, the PLL2 locking the middle of H-flyback to the moment of their match. The dynamic phase is obtained by modulation of the threshold by correction waveforms. Refer to Figure 12 and to chapter TYPICAL OUTPUT WAVEFORMS. The correction waveforms have no effect in vertical middle of the screen (for middle vertical position). As they are summed, their effect on the phase tends to reach maximum span at top and bottom of the picture. As all the components of the resulting correction waveform (linear for parallelogram correction, parabola of 2nd order for Pin cushion asymmetry correction and half-parabolas of 4th order for corner corrections independently at the top and at the bottom) are generated from the output vertical deflection drive waveform, they all track with real vertical amplitude and position (including breathing compensation), thus being fixed on the screen. Refer to I²C BUS CON-TROL REGISTER MAP for details on I^2C bus controls.

Figure 7. Horizontal timing diagram

Figure 8. HFly input configuration

9.3.6 - Output Section

The H-drive signal is inhibited (high level) during flyback pulse, and also when $\vee_{\mathbb{C} \mathbb{C}}$ is too low, when X-ray protection is activated (XRayAlarm IC bus flag set to 1) and when I^2C bus bit HBOutEn is set to 0 (default position).

The duty cycle of the H-drive signal is controlled via I²C bus register HDUTY. This is overruled during soft-start and soft-stop procedures (see sub chapter Soft-start and soft-stop on H-drive on page 31 and Figure 10).

The PLL2 is followed by a rapid phase shifting which accepts the signal from H-moiré canceller (see sub chapter Horizontal moiré cancellation on page 31)

The output stage consists of a NPN bipolar transistor, the collector of which is routed to HOut pin (see Figure 9).

Figure 9. HOut configuration

Non-conductive state of HOT (Horizontal Output Transistor) must correspond to non-conductive state of the device output transistor.

9.3.7 - Soft-start and soft-stop on H-drive

The soft-start and soft-stop procedure is carried out at each switch-on or switch-off of the H-drive signal, either via HBOutEn I^2C bus bit or after reset of XRayAlarm I^2C bus flag, to protect external power components. By its second function, the external capacitor on pin HPosF is used to time out this procedure, during which the duty cycle of Hdrive signal starts at its maximum (" $t_{\text{Hoff}}/T_{\text{H}}$ for soft start/stop" in electrical specifications) and slowly decreases to the value determined by the control I²C bus register HDUTY (vice versa at soft-stop). This is controlled by voltage on pin HPosF. See Figure 10 and sub chapter Safety functions on page 39.

9.3.8 - Horizontal moiré cancellation

The horizontal moiré canceller is intended to blur a potential beat between the horizontal video pixel period and the CRT pixel width, which causes visible moiré patterns in the picture.

It introduces a microscopic indent on horizontal scan lines by injecting little controlled phase shifts to output circuitry of the horizontal section. Their amplitude is adjustable through HMOIRE I²C bus control.

The behaviour of horizontal moiré is to be optimised for different deflection design configurations using HMoiré 1C bus bit. This bit is to be kept at 0

for common architecture (B+ and EHT common regulation) and at 1 for separated architecture (B+ and EHT each regulated separately).

9.4 - VERTICAL SECTION

9.4.1 - General

The goal of the vertical section is to drive vertical deflection output stage. It delivers a sawtooth waveform with an amplitude independent of deflection frequency, on which vertical geometry corrections of C- and S-type are superimposed (see chapter TYPICAL OUTPUT WAVEFORMS).

Block diagram is in Figure 11. The sawtooth is obtained by charging an external capacitor on pin VCap with controlled current and by discharging it via transistor Q1. This is controlled by the CON-TROLLER. The charging starts when the voltage across the capacitor drops below V_{VOB} threshold. The discharging starts either when it exceeds V_{VOT} threshold or a short time after arrival of synchronization pulse. This time is necessary for the AGC loop to sample the voltage at the top of the sawtooth. The V_{VOB} reference is routed out onto VOscF pin in order to allow for further filtration.

The charging current influences amplitude and shape of the sawtooth. Just before the discharge, the voltage across the capacitor on pin VCap is sampled and stored on a storage capacitor connected on pin VAGCCap. During the following vertical period, this voltage is compared to internal reference REF (V_{VOT}), the result thereof controlling the gain of the transconductance amplifier providing the charging current. Speed of this AGC loop depends on the storage capacitance on pin VAGCCap. The VLock 1^2C bus flag is set to 1 when the loop is stabilized, i.e. when the voltage on pin VAGCCap matches V_{VOT} value. On the screen, this corresponds to stabilized vertical size of picture. After a change of frequency on the sync. input, the stabilizing time depends on the frequency difference and on the capacitor value. The higher its value, the shorter the stabilizing time, but on the other hand, the lower the loop stability. A practical compromise is a capacitance of 470nF. The leakage current of this capacitor results in difference in amplitude between low and high frequencies. The higher its parallel resistance R_{L(VAGCCap)}, the lower this difference.

When the synchronization pulse is not present, the charging current is fixed. As a consequence, the free-running frequency $\mathfrak{f}_{\mathsf{VO}(0)}$ only depends on the value of the capacitor on pin VCap. It can be roughly calculated using the following formula

$$
f_{\text{VO}(0)} = \frac{150nF}{C_{(\text{VCap})}} \cdot 100Hz
$$

The frequency range in which the AGC loop can regulate the amplitude also depends on this capacitor.

The C- and S-corrections of shape serve to compensate for the vertical deflection system non-linearity. They are controlled via CCOR and SCOR $I²C$ bus controls.

Shape-corrected sawtooth with regulated amplitude is lead to amplitude control stage. The discharge exponential is replaced by V_{VOB} level, which, under control of the CONTROLLER, creates a rapid falling edge and a flat part before beginning of new ramp. DC value of the waveform output on pin VOut is adjusted by means of VPOS I^2C bus control, its amplitude through $VSIZE$ I^2C bus control. Vertical moiré is superimposed.

The biasing voltage for external DC-coupled vertical power amplifier is to be derived from V_{RefO} voltage provided on pin RefOut, using a resistor divider, this to ensure the same temperature drift of mean (DC) levels on both differential inputs and to compensate for spread of V_{Ref} value (and so mean output value) between particular devices.

9.4.2 - Vertical moiré

To blur the interaction of deflection lines with CRT mask grid pitch that can generate moiré pattern, the picture position is to be alternated at frame frequency. For this purpose, a square waveform at half-frame frequency is superimposed on the output waveform's DC value. Its amplitude is adjustable through *VMOIRE* I²C bus control.

9.5 - EW DRIVE SECTION

The goal of the EW drive section is to provide, on pin EWOut, a waveform which, used by an external DC-coupled power stage, serves to compensate for those geometry errors of the picture that are symmetric versus vertical axis across the middle of the picture.

The waveform consists of an adjustable DC value, corresponding to horizontal size, a parabola of 2nd order for "pin cushion" correction, a linear for "keystone" correction and independent half-parabolas of 4th order for top and bottom corner corrections. All of them are adjustable via I^2C bus, see I^2C BUS CONTROL REGISTER MAP chapter.

Refer to Figure 12, Figure 13 and to chapter TYP-ICAL OUTPUT WAVEFORMS. The correction

Ayy

waveforms have no effect at the vertical middle of the screen (if the VPOS control is adjusted to its medium value). As they are summed, the resulting waveform tends to reach its maximum span at top and bottom of the picture. The voltage at the EWOut is top and bottom limited (see parameter V_{FW}). According to Figure 13, especially the bottom limitation seems to be critical for maximum horizontal size (minimum DC). Actually it is not critical since the parabola component must always be applied. As all the components of the resulting correction waveform are generated from the output vertical deflection drive waveform, they all track with real vertical amplitude and position (including breathing compensation), thus being fixed vertically on the screen. They are also affected by C- and S-corrections. The sum of components other than DC is affected by value in HSIZE I²C bus control in reversed sense. Refer to electrical specifications for value. The DC value, adjusted via HSIZE control, is also affected by voltage on HEH-TIn input, thus providing a horizontal breathing compensation (see electrical specifications for value). The resulting waveform is conditionally multiplied with voltage on HPLL1F, which depends on frequency. Refer to electrical specifications for value and more precision. This tracking with frequency provides a rough compensation of variation of picture geometry with frequency and allows to fix the adjustment ranges of I²C bus controls throughout the operating range of horizontal frequencies. It can be switched off by EWTrHFr I²C bus bit (off by default).

The EW waveform signal is buffered by an NPN emitter follower, the emitter of which is directly routed to EWOut output, with no internal resistor to ground. It is to be biased externally.

Figure 12. Geometric corrections' schematic diagram

57

Figure 13. EWOut output waveforms

9.6 - DYNAMIC CORRECTION OUTPUTS SECTION

9.6.1 - Composite horizontal and vertical dynamic correction output HVDyCor

A composite waveform is output on pin HVDyCor. It consists of a parabola of vertical deflection frequency, on which a parabola of horizontal deflection frequency is superimposed. The two parabolic components can independently be adjusted via I²C bus, the vertical parabola in amplitude (HVDC-VAMP I²C bus control), the horizontal parabola in amplitude and phase (HVDC-HAMP and HVDC-HSYM I²C bus controls). See also I²C BUS CON-TROL REGISTER MAP chapter. The influence of the vertical component can be nullified by adjusting its control to minimum. The minimum value in horizontal parabola amplitude I²C bus control does not correspond to null horizontal amplitude. Refer to Figure 14. The phase of the horizontal parabola can roughly be adjusted via HDyCorPh ¹²C bus bit to coincide either with the beginning or the

middle of the H-flyback pulse. Moreover, its centre can be offset via HVDC-HSYM I²C bus control. There is a flat part of a quasi-constant length at the beginning of the horizontal parabola. Refer to electrical specifications for values.

As the vertical parabola component is generated from the output vertical deflection drive waveform (see Figure 12), it tracks with real vertical amplitude and position (including breathing compensation). It is also affected by C- and S-corrections. The horizontal parabola component tracks with value in HSIZE control and is horizontal breathing compensated if HDyCorTr I²C bit is set to 1 (0 by default).

9.6.2 - Vertical dynamic correction output VDyCor

A parabola at vertical deflection frequency is available on pin VDyCor. Its amplitude is adjustable via VDC-AMP I²C bus control and polarity controlled via VDyCorPol I²C bus bit. It tracks with real vertical amplitude and position (including breathing com-

pensation). It is also affected by C- and S-corrections.

The use of both correction waveforms is up to the application (e.g. dynamic focus).

Figure 14. HVDyCor **output horizontal component waveform**

9.7 - DC/DC CONTROLLER SECTION

The section is designed to control a switch-mode DC/DC converter. A switch-mode DC/DC convertor generates a DC voltage from a DC voltage of different value (higher or lower) with little power losses. The DC/DC controller is synchronized to horizontal deflection frequency to minimize potential interference into the picture.

Its operation is similar to that of standard UC3842.

The schematic diagram of the DC/DC controller is in Figure 15. The BOut output controls an external switching circuit (a MOS transistor) delivering pulses synchronized on horizontal deflection frequency, the phase of which depends on H/W and I 2C bus configuration, see the table at the end of this chapter. Their duration depends on the feedback provided to the circuit, generally a copy of DC/DC converter output voltage and a copy of current passing through the DC/DC converter circuitry

(e.g. current through external power component). The polarity of the output can be controlled by BOutPol I²C bus bit. A NPN transistor open-collector is routed out to the BOut pin.

9.7.1 - External sawtooth configuration

External sawtooth configuration is assumed when the voltage on BISense pin is lower than $V_{\text{ThrBISConf}}$ threshold. During the operation, a sawtooth is to be found on pin BISense, generated externally by the application. The switches S1 and S2 are in "ext." position. According to BOutPh I^2C bus bit, the R-S flip-flop is set either at H-drive signal edge (rising or falling, depending on BOHEdge $I²C$ bus bit), or a certain delay $(t_{\text{BTrigDel}}/T_H)$ after middle of H-flyback. The output is set On at the end of the short pulse generated by the monostable trigger.

Timing of reset of the R-S flip-flop affects duty cycle of the output square signal and so the energy transferred from DC/DC converter input to its output. A reset edge is provided by comparator C3 if

S77

the voltage on pin BISense exceeds the internal threshold $V_{\text{ThrBISCurr}}$. This represents current limitation if a voltage proportional to the current through the power component or deflection stage is available on pin BISense. This threshold is affected by voltage on pin HPosF, which rises at soft start and descends at soft stop. This ensures selfcontained soft control of duty cycle of the output signal on pin BOut. Refer to Figure 10. Another condition for reset of the R-S flip-flop, OR-ed with the one described before, is that the voltage on pin BISense exceeds the voltage V_{C2} , which depends on the voltage applied on input BISense of the error amplifier O1. The two voltages are compared, and the reset signal generated by the comparator C2. The error amplifier amplifies (with a factor defined by external components) the difference between the input voltage proportional to DC/DC convertor output voltage and internal reference V_{BReg}. The internal reference and so the output voltage is I^2C bus adjustable by means of BREF ²C bus control.

Both step-up (DC/DC converter output voltage higher than its input voltage) and step-down (output voltage lower than input) are possible in this configuration.

9.7.2 - Internal sawtooth configuration.

In internal sawtooth configuration, the voltage on BISense pin is set higher than $\vee_{\mathsf{ThrBISConf}}$ threshold, switching the switches S1 and S2 to "int." position. Internal sawtooth needed to generate the horizontal parabola component on HVDyCor output is used as reference for the comparison with the regulated output voltage, and so for the timing of the signal on BOut output. The R-S flip-flop is set at the sawtooth discharge, which ends at the beginning of a new sawtooth ramp. The high level at the Q output of the R-S flip-flop only passes at that moment thanks to invertor I1 and the NAND gate. The Off-to-On edge at the output is thus synchronized to the beginning of the HVDyCor output horizontal parabola. This can be positioned to the beginning or middle of the H-flyback pulse, see paragraph Composite horizontal and vertical dynamic correction output HVDyCor on page 36. Timing of the R-S flip-flop reset only depends on the voltage V_{C1} from the error amplifier, which operates in the same way like in external sawtooth configuration, including reference voltage adjustment. As no current limitation is carried out, only a step-down operation is possible in this configuration.

DC/DC controller Off-to-On edge timing

Figure 15. DC/DC converter controller block diagram

9.8 - MISCELLANEOUS

9.8.1 - Safety functions

The safety functions comprise supply voltage monitoring with appropriate actions, soft start and soft stop features on H-drive and B-drive signals on HOut and BOut outputs and X-ray protection.

For supply voltage supervision, refer to paragraph Power supply and voltage references on page 27 and Figure 1. A schematic diagram putting together all safety functions and composite PLL1 lock and V-blanking indication is in Figure 16.

9.8.2 - Soft start and soft stop functions

For soft start and soft stop features for H-drive and B-drive signal, refer to paragraph Soft-start and soft-stop on H-drive on page 31 and subchapter DC/DC CONTROLLER SECTION on page 37, respectively. See also the Figure 10. Regardless why the H-drive or B-drive signal are switched on or off $(1^2C$ bus command, power up or down, X-ray protection), the signals always phasein and phase-out in the way drawn in the figure, the first to phase-in and last to phase-out being the H-drive signal, which is to better protect the power stages at abrupt changes like switch-on and off. The timing of phase-in and phase-out only depends on the capacitance connected to HPosF pin which is virtually unlimited for this function. Yet it has a dual function (see paragraph PLL1 on page 28), so a compromise thereof is to be found.

9.8.3 - X-ray protection

The X-ray protection is activated if the voltage level on XRay input exceeds V_{ThrXRay} threshold. As a consequence, the H-drive and B-drive signals on HOut and BOut outputs are inhibited (switched off) after a 2-horizontal deflection line delay provided to avoid erratic excessive X-ray condition detection at short parasitic spikes. The XRayAlarm I²C bus flag is set to 1 to inform the MCU.

This protection is latched; it may be reset either by V_{CC} drop or by I²C bus bit XRayReset(see chapter I 2C BUS CONTROL REGISTER MAP).

S77

勾

Figure 16. Safety functions - block diagram

9.8.4 - Composite output HLckVBk

The composite output HLckVBk provides, at the same time, information about lock state of PLL1 and early vertical blanking pulse. As both signals have two logical levels, a four level signal is used to define the combination of the two. Schematic diagram putting together all safety functions and composite PLL1 lock and V-blanking indication is in Figure 16, the combinations, their respective levels and the HLckVBk configuration in Figure 17.

The early vertical blanking pulse is obtained by a logic combination of vertical synchronization pulse and pulse corresponding to vertical oscillator discharge. The combination corresponds to the drawing in Figure 17. The blanking pulse is started with the leading edge of any of the two signals, whichever comes first. The blanking pulse is ended with the trailing edge of vertical oscillator discharge pulse. The device has no information about the vertical retrace time. Therefore, it does not cover, by the blanking pulse, the whole vertical retrace period. By means of BlankMode I²C bus bit, when at 1 (default), the blanking level (one of two according to PLL1 status) is made available on the HLckVBk permanently. The permanent blanking, irrespective of the BlankMode I^2C bus bit, is also provided if the supply voltage is low (under V_{CCEn} or \vee_{CCDis} thresholds), if the X-ray protection is active or if the V-drive signal is disabled by VOutEn I 2C bus bit.

AV

 $\sqrt{2}$

10 - INTERNAL SCHEMATICS

Figure 20.

Figure 23.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Figure 38.

牙

11 - PACKAGE MECHANICAL DATA

32 PINS - PLASTIC SHRINK

 $\sqrt{27}$

12 - GLOSSARY

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

2001 STMicroelectronics - All Rights Reserved.

Purchase of I²C Components by STMicroelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an 1^2C system is granted provided that the system conforms to the 1^2C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

